



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/820,079	03/28/2001	Grant Kloster	42390P11026	4031

8791 7590 01/10/2005

BLAKELY SOKOLOFF TAYLOR & ZAFMAN  
12400 WILSHIRE BOULEVARD  
SEVENTH FLOOR  
LOS ANGELES, CA 90025-1030

EXAMINER

MAGEE, THOMAS J

ART UNIT PAPER NUMBER

2811

DATE MAILED: 01/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Q

<b>Office Action Summary</b>	Application No. 09/820,079	Applicant(s) KLOSTER ET AL.	
	Examiner Thomas J. Magee	Art Unit 2811	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 29 October 2004.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,3-10,12-14,16-20 and 28-38 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,3-10,12-14,16-20 and 28-38 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413) :<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)               |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Claim Rejections – 35 U.S.C. 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office Action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1, 5 – 8, 29 – 33, 37, and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. (US 6,211,061 B1) in view of Fink et al. ("Standard Handbook for Electrical Engr." McGraw-Hill, New York (1968)).

3. Regarding Claim 1, Chen et al. disclose (Col. 5, line 65 through Col. 6, line 22) a structure on a substrate comprising a diffusion barrier layer (24) (Figures 4 and 6B) having a first dielectric constant (7.5, silicon nitride), and a thickness in the range, 300 to 500 Angstroms, with a layer (30) used as a layer used as an etch stop layer (See Figure 4) above and on the diffusion barrier layer with a second thickness and a dielectric constant  $< 3.0$  and an interlayer dielectric (34) of thickness, 3000 Angstroms, with a dielectric constant of 3.9 (silicon dioxide).

Additionally, Chen et al. do not disclose the effective dielectric constant of the structure.

However, the determination of effective dielectric constant is calculable from extremely simple equations notoriously well known to those of average skill in the art using elementary Physics

Art Unit: 2811

and Electrical Engineering texts and handbooks (See for example, "Standard Handbook for Electrical Engr."). Capacitance for capacitors in series (stack of dielectric layers) is:

$1/C(\text{total}) = 1/C(1) + 1/C(2) + \dots$ . And in general,  $C = kA/d$ , where  $k$  is the dielectric constant,  $A$  is area, and  $d$  is thickness. The effective dielectric constant is then approximated by:  $d(\text{total}) / [(d1/k1) + (d2/k2) + (d3/k3)]$ , where  $d1, k1, \dots$  refer to layer 1, etc. Substituting values disclosed by Chen et al. in the equation, the effective dielectric constant is less than three, and is therefore, an inherent property of the structure.

4. Regarding Claims 5 and 6, Chen et al. disclose (Col. 6, lines 4 – 12) that the barrier layer is inorganic (silicon nitride) and the etch stop layer is organic (FLARE, SILK).

5. Regarding Claim 7, Chen et al. disclose that an electrically conductive trace is present in the substrate (Col. 5, lines 65 – 67) (20, Figure 6B) and a contact (Col. 8, lines 1 – 2) present in a recess (45) that extends through the ILD, etch stop, and barrier layers making electrical connection to the trace.

6. Regarding Claim 8, Chen et al. do not disclose a "single" damascene structure for the contact, but do disclose a dual (or T-shaped) damascene structure. The difference between a single and a dual damascene structure involves only a change in shape and a continuous etch through the layers for the single, whereas the dual requires two etch steps. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to alter the "shape" of the contact to produce a single damascene structure. Consistent with rulings of the court, changes in size or shape of parts of an invention, in the absence of an unexpected result, involve only routine skill in the art. In re Dailey, 357 F.2d

669, 149 USPQ 47 (CCPA 1966).

7. Regarding Claim 29, Chen et al. disclose that the (third) thickness of the ILD layer (34) is 3000 Angstroms (Col. 6, lines 14 – 17) and that the second layer thickness is 1600 Angstroms, such that the third thickness is greater than the second ( $3000 > 1600 \text{ A}$ ).

8. Regarding Claims 30 and 37, Chen et al. disclose that the (third) thickness of the ILD layer (34) is 3000 Angstroms (Col. 6, lines 14 – 17). Chen et al. do not disclose that the third thickness is at least 5 times as thick as the second thickness. However, it would have been obvious to one of ordinary skill in the art at the time of the invention to perform a series of experiments to obtain a third layer thickness in the recited range of the instant application to reduce parasitic capacitance.

9. Regarding Claim 31, Chen et al. disclose that the second thickness is about 5000 Angstroms (Col. 6, lines 10 – 11) and the first thickness is about 500 Angstroms, such that the second thickness is greater than the first thickness ( $5000 > 500 \text{ A}$ ).

10. Regarding Claims 32 and 38, Chen et al. disclose that the second thickness (5000 Angstroms) is at least 10 times as thick as the first thickness (500 Angstroms).

11. Regarding Claim 33, Chen et al. disclose that the ILD layer has a third thickness and as discussed for Claims 32 and 38, that the second thickness (5000 Angstroms) is at least 10

times as thick as the first thickness (500 Angstroms). Chen et al. do not disclose that the third thickness is at least 5 times as thick as the second thickness. However, it would have been obvious to one of ordinary skill in the art at the time of the invention to perform a series of experiments to obtain a third layer thickness in the recited range of the instant application to reduce parasitic capacitance.

12. Claims 3 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. in view of Fink et al., as applied to Claims 1, 5 – 8, 29 – 33, 37, and 38, and further in view of Wang et al. (US 6,291,887 B1) and Wolf ("Silicon Processing for the VLSI Era, Vol. 4 – Deep Submicron Process Technology," Lattice Press, Sunset Beach, CA (2002), p. 641) and Gabriel et al. (US 6,448,654 B1).

Chen et al. do not disclose an organic diffusion barrier layer and an inorganic etch stop layer. However, Wang et al. disclose (Col.8, lines 16 – 21, lines 44 – 46) that the first (diffusion barrier) layer (14) (Col. 5, lines 20 – 24) is a polymer (organic) and the etch stop layer (16) is nitride (inorganic) (Col. 5, lines 36 – 38).

Further, Gabriel et al. disclose (Col. 4, lines 36 – 52) that thin (500 Angstroms) dielectric layers at the surface are desirable to provide versatility in the selection of more etch resistant materials for layers. Using the calculation for effective dielectric constant discussed earlier, it is then possible to obtain an effective dielectric constant  $< 3$ , using a choice of low k materials (See Wolf, Figure 14-2). Hence, it would be obvious to one of ordinary skill in the art at the time of the invention to combine Wang et al., Wolf, and

Art Unit: 2811

Gabriel et al. with Chen et al., and Fink et al. to provide a structure containing low k layers that would avoid undercutting (Wang et al., Col. 4, lines 58 – 62) of the first dielectric layer during etching to form damascene contacts.

13. Claims 9, 10, and 16 - 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al.

14. Regarding Claims 9 and 10, Chen et al. disclose (Col. 5, line 65 through Col. 6, line 22) a conductive trace (20) in a substrate and coplanar with the upper surface, with a structure on the substrate comprising a inorganic (silicon nitride) diffusion barrier layer (24) (Figures 4 and 6B) above and on substrate and trace, having a thickness in the range, 300 to 500 Angstroms, with an organic layer used as an etch stop layer (See Figure 4) above and on the diffusion barrier layer and an (inorganic) ILD layer (silicon dioxide) disposed above and on the etch stop layer.

15. Regarding Claims 16 – 18, Chen et al. disclose (Col. 5, line 65 through Col. 6, line 22) a structure on the substrate comprising an inorganic (silicon nitride) first dielectric layer (24) (Figures 4 and 6B) above and on substrate and trace, having a thickness in the range, 300 to 500 Angstroms, with an organic (polymer) layer used as an etch stop layer (See Figure 4) above and on the first dielectric layer and an interlayer dielectric (ILD) disposed on the etch stop layer wherein, a conductive damascene “plug” is present (Col. 8, lines 1 and 2) in recess

Art Unit: 2811

45 (Figure 6B), where the conductive layer is in contact with first dielectric layer, etch stop layer, and ILD layer.

16. Claims 12 – 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al., as applied to Claims 9, 10, and 16 - 18 above, and further in view of Fink et al. and Wolf.

Chen et al. do not disclose effective dielectric constants for the ILD, etch stop, and diffusion barrier layer “stacks”. As discussed for Claim 1, the effective dielectric constant is approximated (Fink et al.) by the equation:  $d(\text{total}) / [(d1/k1) + (d2/k2) + (d3/k3)]$ , where  $d1, k1, \dots$  refer to thickness and dielectric constant of layer1, etc. Using the values of thickness over the range disclosed by Chen et al. and dielectric constants of low k materials (Wolf), the approximate range of effective dielectric constants is calculated to values approximately equal to 3. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to Fink et al. and Wolf with Chen et al. to obtain low effective k values for the “stack” combination.

17. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. in view of Chao et al., as applied to Claims 9, 10, and 16 –18 above, and further in view of Wolf.

Chen et al. do not explicitly disclose a dielectric constant for the etch stop layer. Wolf (Figure 14-2) discloses that SILK (one of the materials disclosed by Chen et al.) has a dielectric constant less than about 2.8. It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Chen et al. and Wolf to obtain low effective k



values for the "stack" combination.

18. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al., as applied to Claims 9, 10, and 16 – 18 above, and further in view of Bains ("Nanostructured Dielectrics Good Candidates for Next Generation Computer Chips," OE Reports, No. 194, (February, 2000) pp. 1 – 3).

Chen et al. do not explicitly disclose that the etch stop layer has a dielectric constant of about 2. However, Bains discloses that IBM produces a porous organosilicate dielectric material of dielectric constant equal to 2.2. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to utilize an organosilicate material with pores to attain a low k etch stop layer for use in forming damascene interconnects, and hence to combine Bains and Chen et al.

19. Claim 28 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. in view of Fink et al., as applied to Claims 1, 5 – 8, 29 – 33, 37, and 38, and further in view of Uglow et al. (US 6,251,770 B1).

20. Regarding Claim 28, Chen et al. disclose a structure comprising an electrically conducting trace (20) (Figure 6B) in the substrate. Chen et al. do not disclose a first and second recess in the ILD layer wherein a first width extends from a bottom surface of the ILD layer up to a position partway through the ILD layer, and a second width wider than the first width and

Art Unit: 2811

extending from the top of the first recess to the top of the ILD layer. Uglow et al. disclose an ILD layer (106') (Figure 10B) wherein the first recess has a first width and extends to a position partway through the layer, and a second recess with a width wider than the first, extending from the top of the first recess to the top of the ILD layer.

Further, Chen et al. do not disclose a contact disposed in the first and second recesses, where the contact makes electrical connection to the trace. Uglow et al. disclose a contact (302) disposed on the two recesses and making electrical connection to the trace (122). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Uglow et al. with Chen et al. to obtain a damascene structure to interconnect various parts of the circuit.

21. Claim 34 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. in view of Uglow et al.

22. Regarding Claim 34, Chen et al. disclose a structure wherein the diffusion barrier layer comprises silicon nitride (Col. 6, lines 4 – 7), the etch stop layer comprises an organic polymer (Col. 6, lines 8 – 12, and, as discussed previously, a third thickness (layer) that is at least 5 times as thick as the second thickness and a second thickness at least 10 times the first thickness.

Chen et al. do not disclose an ILD layer with a third thickness, comprising carbon doped oxide. However, Uglow et al. disclose (Figure 10B) that the ILD layer (106') comprises a carbon doped oxide (Col. 6, lines 29 – 30) with a third thickness. It would have been obvious to one of

Art Unit: 2811

doped oxide (Col. 6, lines 29 – 30) with a third thickness. It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Uglow et al. with Chen et al. to obtain reduced inter-metal capacitance and faster devices (Uglow et al, Col. 1, lines 29 – 31).

23. Claims 35 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Uglow et al. in view of Chen et al. and Fink et al.

24. Regarding Claim 35, Uglow et al. disclose a device comprising a substrate (100) (Figure 10B), a first layer disposed above and on the substrate (102'), a second layer (104') above and on the first layer, the second layer having a second thickness, and a second dielectric constant, with an ILD layer (106') disposed above and on the second layer, the ILD layer having a third thickness, wherein the second layer has an etch rate ( $< 1000$  Angstroms/min.) in a selected etch process that is less than an etch rate ( $10,000$  Angstroms/min.) wherein  $1000 \text{ A/min.} < 10,000 \text{ A/min.}$ )

Uglow et al. do not disclose that the first thickness is in the range, one atomic monolayer to about  $1000$  Angstroms. However Chen et al. disclose a first thickness in the range,  $300$  to  $500$  Angstroms, It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Chen et al. with Uglow et al. to obtain a thin diffusion barrier layer to reduce capacitance.

Additionally, Uglow et al. do not disclose the effective dielectric constant of the structure.

However, the determination of effective dielectric constant is calculable from extremely simple

and Electrical Engineering texts and handbooks (See for example, "Standard Handbook for Electrical Engr."). Capacitance for capacitors in series (stack of dielectric layers) is:  
 $1/C(\text{total}) = 1/C(1) + 1/C(2) + \dots$  and in general,  $C = kA/d$ , where  $k$  is the dielectric constant,  $A$  is area, and  $d$  is thickness. The effective dielectric constant is then approximated by:  $d(\text{total}) / [(d1/k1) + (d2/k2) + (d3/k3)]$ , where  $d1, k1, \dots$  refer to layer 1, etc. Substituting values disclosed by Uglow et al. in the equation, the effective dielectric constant is less than three, and is therefore, an inherent property of the structure.

25. Regarding Claim 36, Uglow et al. disclose a structure comprising an electrically conductive trace (122) (Figure 10B) disposed in the substrate, an ILD layer (106') (Figure 10B) wherein the first recess has a first width and extends to a position partway through the layer, a second recess with a second width wider than the first width and extending from the top of the first recess to the top of the ILD layer and a contact (302) disposed on the two recesses and making electrical connection to the trace (122).

### ***Response to Arguments***

26. Applicant's arguments with respect to claims have been considered but these have been found to be unpersuasive. In particular, Applicant contends throughout the Response (pp. 11 – 12) that layer 34 is not an ILD layer and layer 30 is not an etch stop layer. Examiner does not concur. Layer 34 is a dielectric and can be disclosed as an ILD layer, as would be recognized by one of ordinary skill in the art. Further, in the Specification, Applicant recites,


Art Unit: 2811

(p. 11, lines 16 – 18) "organic polymers can act as etch stops for a silicon oxide such as silica, SiO<sub>2</sub>, for a silicon oxyfluoride such as SixOyFz, and carbon doped oxides." In the reference (Col. 6, lines 9 – 15) the etch stop is organic and the overlying dielectric is SiO<sub>2</sub>. Based on the above, the rejection is maintained.

### **Conclusions**

27. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to **Thomas Magee**, whose telephone number is **(571) 272 1658**. The Examiner can normally be reached on Monday through Friday from 8:30AM to 5:00PM (EST). If attempts to reach the Examiner by telephone are unsuccessful, the examiner's supervisor, **Eddie Lee**, can be reached on **(571) 571-1732**. The fax number for the organization where this application or proceeding is assigned is **(703) 872-9306**.

Thomas Magee  
December 29, 2004



**EDDIE LEE**  
**SUPERVISORY PATENT EXAMINER**  
**TECHNOLOGY CENTER 2800**